This paper presents a new digital technique for background calibration of gain errors in Pipeline ADCs. The proposed algorithm estimates and corrects both the MDAC gain error of the stage under calibration and the global gain error associated to the uncalibrated stages without interruption of the conversion and without reduction of the dynamic rate. It is based on the use of a stage with two input-output characteristics, depending on the value of a digital noise signal.
Introduction
High-speed high resolution for communications needs high performance of the analogue blocks in data converters as well as self-correction/self-calibrating techniques. In the particular case of Pipeline ADCs, correction techniques can improve the linearity of sub-ADCs dealing with the transition errors, but for resolution greater than 10 bits, a calibration technique is necessary. Moreover, even for lower resolutions calibration can relax the analogue block specification. This aspect is of particular interest in current high-speed high resolution ADC converters due to the existing constrains between gain and bandwidth of amplifiers. Thus, one possibility to improve the performance of the converter is to relax the gain specification and increase the bandwidth, correcting the errors associated to the limited gain with a calibration scheme.
Any calibration method requires two operations: error measurements and calibration codes calculation. There exist foreground calibration techniques that need the interruption of the normal converter operation to start a calibration cycle. Normally, the error measurements are obtained just after power is turned on. Thus, any miscalibration, environmental change such as temperature, power supply or component aging cannot be overcome if the system works continuously. However, background calibrations deal with these performing error measurements during the ADC operation.
We can distinguish two different approaches for background calibration. Virtual-background techniques where error measurements are performed during the normal operation, but the calibration codes are still calculated in a foreground mode. They need an extra circuitry to realise the operation of the stage under calibration [1] [2] , or they are based on creating artificial time slots for calibration purpose [3] [4] [5] . In contrast, true background calibration techniques [6] [7] [8] [9] [10] [11] follow a completely different approach using the conversion results for calibration.
Some true background calibrations use a noise calibration signal together with the normal input, to allow background calibration [6, 10] . One disadvantage of these techniques is the reduction of dynamic range because part of the input full scale is used by the calibration signal. This limitation has been solved at least for Interleaved ADCs using a chopper offset cancellation technique, in combination with a digital filter scheme, increasing drastically the complexity of the system [11] .
In this paper, a new digital true background calibration method for Pipeline ADCs without reduction of the dynamic rate is presented. The algorithm uses a stage with two different input-output characteristics to correct both the MDAC gain error of the stage under calibration and the global gain error associated to the uncalibrated stages, without interruption of the conversion and without reduction of the dynamic rate. The two stage transfer characteristics are controlled by a digital pseudorandom noise signal N[i]. Figure 1 shows a simplified scheme of the two-residue stage. It is constituted by a sub-ADC and a Multiplying-DAC (MDAC). The sub-ADC converts its analogue input signal x to a digital code c n , according to its resolution r always less than the final resolution r T ,
Two-residue Stage
This code is transformed to an analogue representation by the digital to analogue converter (sub-DAC) inside the MDAC block, and it is subtracted from the input signal. Then, the residue y n is adapted to the next stage using the interstage amplifier G. If a digital correction scheme with unity redundancy is considered, the nominal inter-stage gain of the MDAC is defined as . An analysis of the static behaviour of a typical Switched-Capacitor MDAC implementation, allow us to model the amplified residue as a function of the analogue input x, [12] , (2) where the function , given by (3), is defined as the potency of the MDAC (see Fig. 2 ). This magnitude depends on the offset control parameter ,
Equation (2) Fig. 2. 
Background Calibration Algorithm
Let us consider for simplicity that only the first stage of a Pipeline ADC is going to be calibrated (see Fig. 3 for terms definitions). The back-end stages can be modelled as a converter (ADC 2 ) with gain and offset errors: and respectively. In this conditions, the ADC 2 output code Z 2n approximately becomes,
Taking into account equations (2) to (5), Z 2n can be expressed as a function of the analogue input x, (6) In this equation, we can distinguish three different contributions: a) the ideal subcode affected by a gain error ; b) an offset term ; c) the rest of terms in (6) depending on the noise signal and the analogue input . Hence, (6) can be rewrited as,
A final gain-calibrated output code of the pipeline ADC can be obtained removing the factor from and considering an offset correction code that compensates the displacement of the transfer characteristic, as (8) and (9) show. Contribution of will be considered in this work as a second order error. 
Fig. 2 Stage transfer characteristics (r = 2)
The residual offset that corresponds to the multiplicative factor on the final term does not introduce any distortion, only a global offset.
Let us probe that the mean value of signal , defined by (10) , can produce the magnitude necessary to calibrate the gain errors of under some conditions. In this analysis, we must take into account that in (6) 
Equation (11) still maintains a dependence on the noise signal that is going to be studied in Sec. 3.1.
Sub-code c 1n . Dependence on N[i]
Firstly, we will consider the analogue input x constrained to the shadow area in the 2-bit example of Fig. 2 , then the sub-code c 1n is constant in each region.
Let us introduce the digital signal K[i], called Zone Factor, whose value is respectively fixed to 1 or -1 depending on if the input signal is constrained into the shadow or light areas in Fig. 2 . Mathematically, this function can be defined considering the sign of Z 2n and the value of N [i] . In this situation,
;
where c 1 is the sub-code when
Taking into account (12), the noise component in (11) is averaged to zero.
(13)
And considering the value of G 1 and q 2 , this expression can be simplified as,
where,
Equation (15) has information about the gain error in both STG 1 and ADC 2 . Therefore, a calibration method can be obtained if the output code Z 2n of the back-end stages is multiplied by . Now, let us consider that the sub-code c 1n depends on the signal N [i] . In this case, the input x is constrained to the light area in the example of Fig. 2 and the sub-code c 1n produces two digital outputs in each region. However, there is a relationship between these possible outputs as (16) shows,
Taking into account (16), the noise component in (11) can be evaluated,
If non-linear errors in the MDAC are small, contribution of can be ignored, and (11) can be rewritten as,
We have found, excepting for a minus sign, the same relationship between the parameter and for both situations. Notice, that the imposed constrain in does not reduce the applicability of the calibration technique because in the case it does not apply, the samples when K[i] = -1 could not be considered.
Digital Implementation
Two different implementations of the algorithm are presented in this section. Figure 4 shows a schematic representation for an Indirect Implementation. The mean value of the signal is estimated by the Averaging Logic. Herein, a new definition of has been introduced to take into account the sign difference between (14) and (18) and to maintain its expected value during the complete range.
Indirect Method
If there is convergence, the Averaging Logic drives the output of the accumulator to . This block only uses an accumulator and a subtractor if the step parameter is a factor of 2. A similar technique has been used to calibrate offset mismatch between channels in interleaved ADC [11] .
The output code of ADC 2 , Z 2n , is digitally divided by a scale factor of to obtain Z 2g ,
-------------------------------+
Finally, to produce the calibrated output Z 2cal the offset correction term tcor n defined in (9) is subtracted as a function of N[i].
Direct Method
The main disadvantage of the above approach is that a digital divider must be implemented with the consequent increment in hardware resources. Other possibility, more interesting, is to perform both averaging and division in a single step using only one digital multiplier. Figure 5 shows how the estimation and multiplication of is directly performed from the output code Z 2n . A similar implementation of this averaging loop has been reported to correct gain mismatch between channels in interleaved ADC [10] .
The algorithm of the averaging logic in Fig. 5 is given respectively by,
(21)
If the averaging process is convergent, the accumulator drives to zero, and then in the stationary situation,
that is exactly the calibration term that was obtained in (14), probing the validity of the developed calibration algorithm. Thus, after the multiplication by , it is only needed to include the term tcor n to suppress the dependence of sub-code c 1n on N[i].
Simulation Results
In this section, the simulation results of the calibration system are presented. To simplify the analysis, we have considered an ideal sub-ADC. A linear 10-bit converter without offset will play the roll of the ADC 2 .
Figures 6a shows simulation results obtained with the Direct and Indirect methods. The transient evolution of parameter , as well as the ENOB, are depicted until the algorithm convergence seems to be achieved. The dynamic parameters have been calculated using a sinusoidal input (1024 samples) of amplitude 1.4V pp and frequency 0.3 times the sampling frequency f s , for each step in the calibration (frozen signal). Notice that both implementations achieve almost the same final performance. In simulations, the algorithm step parameters and , for the direct and indirect methods, were respectively fixed to and . We have supposed a total gain error of 20% and a reference voltage R of 1V.
If the gain errors are not very big, a simple realisation of the divider in the Indirect Method can be implemented. According to Fig. 4 the signal can be approximated by the second term in (23), where the divider has been suppressed,
(23)
Figures 6b shows a comparison between two implementations (with the divider and with the above approximation) of the indirect algorithm using the same parameters as in the previous simulation. In this case, a total gain error of 5% has been considered.
Non-ideal Effects in Sub-ADCs and Back-end Stages
In the last section, the theoretical analysis has been performed in a general case, with the only exception assumed in (2), i.e., there are not non-linear errors in sub-ADC 1 . In addition, some non-ideal effects will affect the generation of the signal K [i] . These issues are discussed in details in the following sub-sections, using the example of Fig. 3 as case of study to simplify the description.
Offset Errors in Back-end Stages
When a non-zero offset is considered in the model (5) and none calibration is applied, no additional distortion appears because an offset in ADC 2 is directly translated to an offset in the complete ADC. However, in the proposed 
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background system, distortion appears due to the incorrect definitions of the shadow-light areas of Fig. 2 . From the mean value of with the complete model (5), we verify that the dependence on the offset is in the Zone Factor K [i] . The dependence of the new expected value on the shadow-light areas generates a non-linear relationship between Z 2cal and the input x. The compensation of the offset effects can be realised by: a) calibration, to suppress its effect in the model (5), or b) modification of the Zone Factor K[i] definition to assure that the expected value of is maintained constants for the complete range of the signal. Both compensation approaches have been studied. Some solutions are described below.
Offset Calibration
One of the explored possibilities is to use a background calibration scheme (see Fig.7 ) based on a chopper technique [11] . This method is similar to the background calibration algorithm presented in Sec. 3.
The amplified residue y 2n is multiplied by a digital noise N off [i] , no-correlated with both N[i] and the input signal x signal. After that, it is converted by the ADC 2 . Then, a digital block using an adaptive approach estimates and removes the offset. This technique also compensates the contribution of to the global ADC offset .
Zone Factor K[i] Correction
The explored solution to correct the Zone Factor consists in detecting if Z 2n is within a range of specific values. In these ranges (called Averaging Windows), the expected value of the noise signal must still be maintained constant with respect to the input signal and equal to the absolute value obtained by (13). For values of Z 2n inside the Averaging Windows, the Zone Factor has the same definition, for outside values is zero. Therefore, the samples of the signal that produce Z 2n values outside the Averaging Windows do not contribute to the adaptive averaging. The Averaging Windows are the shadows areas in Fig. 8 . They have a maximum width of q 1 /2 and they are centred just in the middle of two potency points. To determine the real width, the highest value of the offset in ADC 2 , must be taken into account. Thus, the width is defined as, Without Divider 
Z 2n (x) gain, including them in an adaptive cycle that simultaneously converges to the estimation of the gain error.
Non-ideal Effects in sub-ADC 1
The main consequence of considering a real sub-ADC 1 is similar to the analysed at the beginning of the previous section: incorrect definition of the shadow-light areas, and therefore, the introduction of distortion due to the error in the estimation of K [i] .
In Fig. 9b , a detail of the characteristic of Z 2n (x) with variations due to the admissible displacements in the transitions of the sub-ADC 1 (1-bit redundancy) is shown. Notice that in main practice cases it is possible to define a common window that assure a correct definition of K [i] in the presence of both offset error in ADC 2 and non-linear errors in sub-ADC 1 . Moreover, to increase the width of the window this technique can be used in combination with the ADC 2 offset calibration (see Fig.7) .
The above approach has been applicated in an example with the same parameters than in Sec. 4, but considering offsets in ADC 2 and comparators in sub-ADC 1 (input amplitude 1.8V pp, = =40mV, =20%). Fig. 9c shows the ENOB evolution. The calibration system uses the Direct Implementation ( ) with an accumulator of 41 bits and a multiplier of 13 bits.
Conclusions
This paper has presented a new algorithm to calibrate both the MDAC gain error of the stage under calibration and the global gain error associated to the uncalibrated stages in a background mode. As it uses a noise signal to control the transfer characteristic of a two-residue stage, it does not suppose a reduction of the dynamic rate.
We have proved the validity of the algorithm, studying and solving the problems associated to non-linear errors in sub-ADCs and uncalibrated back-end stages. 
